Skip to content
View NicCarp11's full-sized avatar

Block or report NicCarp11

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. gem5 gem5 Public

    CXL bridge for gem5 simulation

    C++

  2. TUM-DSE/vCXLGen TUM-DSE/vCXLGen Public

    Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26

    C 14 1

  3. TUM-DSE/Synapse TUM-DSE/Synapse Public

    MICRO '26 artifact — Synapse: Decoupling protocol, topology & policy for automated synthesis of coherence controllers

    C 2

  4. Synapse-old Synapse-old Public archive

    Synthesis of cache coherence controllers from protocol, topology and policy specifications (MICRO 2026)

    Python 8 2